


ZRT/ZRTA_GDDR3_BWD_ULT_SYSTEM_BLOCK_DIAGRAM

BOM




- 15@ : For 15W CPU
- 28@ : For 28W CPU
- 6515@ : For 6515 stuff
- AC@ : For IOAC
- DM@ : Dual MIC
- DR@ : For Dual Rank
- EV@ : Optimus
- GM@ : N16V-GM /WO GC6
- GS@ : G sensor
- GT@ : N16S-GT /GC6
- IV@ : iGPU
- KBL@ : Keyboard backlight
- NAC@ : Non IOAC
- NGS@ : Non G sensor
- NTPM@ : Non TPM
- S28@ : 28W Change BOM
- SM@ : Single MIC
- SP@ : Special
- SR@ : Single Rank
- TPM@ : TPM
- TPN_N@ : For TPM 2.0
- TPN_S@ : For TPM 1.2

Haswell ULT (DISPLAY,eDP)

HDMI






CRT


ITE FAE suggest CAP should be at PCH side.



eDP Panel

eDP_RCAMP
Trace length < 100 mils
Trace width = 20 mils
Trace spacing = 25 mils










Quanta Computer Inc.
PROJECT : ZRT / ZRTA

Size	Document Number	Rev	3A
Haswell 3/5 (DDI/eDP)			
Date: Wednesday, February 11, 2015		Sheet	2 of 44


VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOY socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

Haswell ULT (POWER)



Quanta Computer Inc.
PROJECT : ZRT/ZRTA
 Size: _____ Document Number: _____ Rev: _____
Haswell 4/5 (POWER)
 Date: Wednesday, February 11, 2015 Sheet: 6 of 44

Haswell ULT (CFG, RSVD)



Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED: NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	

Quanta Computer Inc.

PROJECT : ZRT /ZRTA

Size Document Number


Haswell 5/5 (CFG/GND)

Date: Wednesday, February 11, 2015


Rev 3A

Sheet 6 of 44

RTC Clock 32.768KHz (RTC)



RTC Circuitry (RTC)




1A-22813/18/18 Change +3V_RTC 0 to VCC32.2.

HDA




PCH JTAG



ULT Strapping Table


Pin Name	Strap description	Sampled	Configuration	note
GPIOB1(SPKR)	No reboot on TCO Timer expiration	PWR0K	0 = Default enable (IPD 20K) 1 = Disable No-Reboot	+3V0 R304 10K.4 SPKR [10,26]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWR0K	0 = Default can program ME (IPD 20K) 1 = can't program ME	HDA_SDO_B R579 200K.4 ME_WRM [31]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1=Should be always pull-up	+3V_RTC R345 330K.4 PCH_INVRMEN R355 330K.4
GPIO56	Top-Block Swap override		0 = Default disable (IPD 20K) 1 = Enable TBS function	[10] GPIO56 R306 10K.4
GPIO58	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	+3V0 R335 10K.4 GPIO58 R361 10K.4 +3V0 R343 10K.4 GPIO58 R358 10K.4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality (IPD 20K) 1 = Default enable with confidentiality	[10] GPIO15 R307 10K.4 +3V_30 R317 8.2K.4 GPIO15 R307 10K.4
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	[10] CFG4 C104 R611 10K.4
DSWVREN	Deep Sx well on die VR enable		1=Should be always pull-up	[7] DSWVREN R347 20K.4 DSWVREN R367 200K.4 +3V_RTC R347 20K.4 DSWVREN R367 200K.4

Haswell ULT PCH (RTC/HDA/SATA/SPI)




1A-10 2813/18/25 reserve AV3 ball to 08D.
1A-12 2813/18/28 reserve AV2 ball to TP.

Haswell ULT PCH (LPC, SPI, SMBUS, C-LINK, THERMAL)




SATA ROMP Impedance = 50 ohm Trace length < 500 mils Trace spacing = 15 mils



1A-14 2013/12/04 change GP0036 to PD.
1A-2 2013/12/04 change GP0036/GP0037 to PD.


PCH SPI ROM(8M+4M) 15ohm CS01502JB12




SMBus(PCH)



SMBus(EC)




EC/S5




Haswell ULT PCH (PCIE,USB3.0,USB2.0)


1A-6 2013/10/21 reversal PGB lan for layout.
1A-8 2013/10/21 Swap PGB to nomrcal mode.




1A-1 2013/10/15 following up acer define and swap USB3 and USB2 USB2 port.





Haswell ULT PCH (CLOCK)




USB Overcurrent



Haswell ULT (GND)







Quanta Computer Inc.
PROJECT : ZRI /ZRTA



Size
Document Number
Rev

LPT 6/6 (GND)

Date: Wednesday, February 11, 2015
Sheet 12 of 44
3A




APS




Quanta Computer Inc.
PROJECT : ZRT/ZRTA

Size: Document Number: CPU/PCH XDP
 Date: Wednesday, February 11, 2015 Sheet 13 of 44




1A-22013/10/16 Swap M_B_DQS2/H_B_DQS3 and swap M_B_DQS#2/H_B_DQS#3.

DDR3-DIMM1_H=4.0_RV5



M1 solution




	SA1	SA0
CHA	0	0
CHB	1	0


Quanta Computer Inc.
PROJECT : ZRT/ZRTA

Size Document Number **DDRIII Memory SO-DIMM B** Rev 3A


Date: Wednesday, February 11, 2015 Sheet 15 of 44




PEX_I0VDD + PEX_I0VDDQ = 1.042A



PEX_PLL_HVDD + PEX_SVDD_3V3 = 143mA




PEX_PLL_HVDD + PEX_SVDD_3V3





PEX_PLLVDD = 130mA




PEX_SVDD_3V3




PEX_SVDD_3V3




PEX_SVDD_3V3




NVDD = 32.22 - 26.66 A +VGPU_CORE



PEX_CLKREQ#




















VDD33 = 56mA




Power up sequence

Power down sequence





Quanta Computer Inc.
 PROJECT : ZRT/ZRTA
N16S-GT (PCIE I/F) NVDD
 Date : Wednesday, February 11, 2015
 Page 16 of 44








For support GC6 2.0




Quanta Computer Inc.
PROJECT : ZRT/ZRTA
N16S-GT (MEMORY/GND)
 Date: Wednesday, February 11, 2015 11:05:11 AM
 Rev: 17 of 44



NYU 256N16, H5FC46G1AFC-11C QMC PH | AKD5PGW10S---TOP R/S PH | AKD5PGW10T
 MIC 256N16, H5L125SH16A-093G:R QMC PH | AKD5PEL01---TOP R/S PH | AKD5PEL00
 SAM 256N16, R4W401462B-NC1A QMC PH | AKD5PGW501---TOP R/S PH | AKD5PGW502



DP TO VGA



IT6515FN

IT6515 stuff 0 ohm
IT6516 un-stuff 0 ohm


IT6515 stuff 0 ohm
IT6516 un-stuff 0 ohm

0929 modify



[2,5,7,8,9,10,11,13,14,15,16,17,18,23,24,25,26,27,28,29,30,31,33,34,35,36,37,38,39] +3V
[23,24,26,27,29,33,37] +5V

HDMI


From PCH




18-1 20131108 Change +5V to +3V For DC.



HDMI-detect





HDMI connector



I2C

From PCH



Power trace tracking

2,5,7,8,9,10,11,13,14,15, 16,17,18,22,23,25,26,27,28,29,30,31,33,34,35,36,37,38,39] +3V
 [22,25,26,27,29,30,37] +5V






Quanta Computer Inc.
PROJECT : ZRT/ZRTA
HDMI (PS6101)

Rev 1A

Date: Wednesday, February 11, 2015 11:58:23 AM

NGFF WiFi & BT (NGF)

[7,8,10,11,13,23,25,26,27,29,31,32,33,37,38,39] +3VPCU
 [11,26,37] +1.5V
 [2,5,7,8,9,10,11,13,14,15,16,17,18,22,23,24,25,26,27,29,30,31,33,34,35,36,37,38,39] +3V



Low	Mini card +3V power enable
High	Mini card +3V power disable


High	Mini card +3V power disable
------	-----------------------------

Quanta Computer Inc.
PROJECT : ZRT/ZRTA


Size: Document Number: **Mini-Card/WL/3G/SIM** Rev: 1A

Date: Wednesday, February 11, 2015 Sheet: 28 of 44


K/B (KBC)




For test only



KB_BL LED (KBL)




G-sensor(ACS)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)


TPD->100kHz, ZS=400kHz
 Intel design guide suggestion
 NCP P1M 10u...
 Per inch 3u TS=3x5inch
 400kHz 10=100u => 2.4=0.4u...
 100kHz 10=100u=9k=1k.








CPU FAN (THM)



POWER LED(UIF)





EC(KBC)



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	
SM Bus 4	






PO3 1W48WS
recommend 200mA at least.

Check with HW side

	SRP / SRN	
	4-Cells	Others
bq24707A	0/0	10/7.5
bq24737	10/7.5	10/7.5

REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (VSRP - VSRN) = 20 * Ichg * Rsr$
 $= 0.793V$ for 3.965A current limit
 Pin10 ILIM = 0.793V
 $Rsr = 0.01ohm$


	R1	R2
UMA-45W	51K (CS35102FB04)	100K
DIS-65W	115K (CS41152FB08)	100K



OCP=12A
L ripple current
 $L = (19 - 1.05) \cdot 1.05 / (1\mu \cdot 290k \cdot 19)$
 $= 3.42A$
 $V_{trip} = 12 - (3.42 / 2) \cdot 14.5\text{mohm}$
 $= 149.2\text{mV}$
 $R_{limit} = 149.2\text{mV} / 10\mu A \cdot 8 = 119.36\text{Kohm}$


+1.05V
1.05 Volt +/- 5%
TDC : 7.91A
PEAK : 10.5A
OCF : 12A
Width : 320mil

VFB=0.7V




+1.05V_MODPHY
TDC : 1.38A
PEAK : 1.84A
Width : 60mil

TDC : 4.5A
PEAK : 6A
Width : 180mil

 Quanta Computer Inc. PROJECT : ZRT/ZRTA		Size	Document Number	Rev
			+1.05V_S5 (TPS51211)	2A
Date:	Wednesday, February 11, 2015	Sheet	34	of 44

TDC : 0.75A
PEAK : 1A
Width : 40mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil



+1.35V_SUS
1.35 Volt +/- 5%
TDC : 4.5A
PEAK : 6A
OCP : 8A
Width : 180mil

Greater than or equal 40mil

Close to IC

RDson=14.5mohm

Close to output cap

VREF=1.8V


OCP=8A
I ripple current
= (19-1.35)*1.35/(2.2u*400k*19)
= 1.425A
Vtrip=8-(1.425/2)*14.5mohm
= 105.668mV
Rlimit=105.668mV/10uA*8=84.53Kohm

DDR=1.35V
PRS4=10K/P_4
PR86=30.1K/F_4

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Quanta Computer Inc.
PROJECT : ZRT/ZRTA
Size Document Number
DDR 1.35V(TPSS1216) Rev 2A
Date: Wednesday, February 11, 2015 Sheet 35 of 44





Thermal protection

Need fine tune for thermal protect point
 Note placement position
 TEMP=85C




For EC control thermal protection (output 3.3V)







[16,17,18] +1.05V_GFX
 [17,20,21,27] +1.5V_GFX
 [16,18,19,31] +3V_GFX



+1.05V_GFX
 TDC : 1.57A
 PEAK : 2.1A
 Width : 80mil



+3V_GFX
 TDC : 0.05A
 PEAK : 0.06A
 Width : 20mil




+1.5V_GFX
 1.5 Volt +/- 5%
 TDC : 3.06A
 PEAK : 4.08A
 OCP : 5A
 Width : 140mil



OCP=8A
 I ripple current
 = (19-1.5) * 1.5 / (2.2u * 290k * 19)
 = 2.165A
 Vtrip=8 - (2.165/2) * 14.5mohm
 = 100.3mV
 Rlimit=100.3mV / 10uA * 8 = 80.2Kohm

VFB=0.704V

VGA power up sequence




VGA Reset



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V--19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V--3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/D POWER	SUSON	S0-S3
DDR_VTT_RUN	+0.675V	SODIMM/D Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCC2 POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+3V_GFX	variation	External GPU POWER	DGPU_PWR_EN	S0
+1.05V_GFX	+3.3V	External GPU POWER	3V_MAIN_EN	S0
+VGPU_CORE	+1.35V	External GPU POWER	3V_MAIN_EN	S0
+1.35V_GFX	+1.05V	External GPU POWER	FBVDDQ_EN	S0

Thermal Follow Chart







dGPU_OTPA EC notify HW throttle over power protect
dGPU_ALTA Vga shutdown => Inform EC over temperature protect



Battery Mode










**Broadwell
ULT**



**SIO
ITE8987**





Model	Version	CHANGE LIST
ZQ0	1A-1	<ol style="list-style-type: none"> 1 2013/10/15 change pin define and add pwm IC.(page31) 2 2013/10/15 Change VGA ITE solution to NXP.(page 23) 3 2013/10/15 power board CN change to 6pin.(Page 23) 4 2013/10/15 U5017.12 change 27M crystal to VGA IC.(Page 23) 5 2013/10/15 U5017.14 add power rail +3V_RTC(page23) 6 2013/10/15 strap0 R672 DG 50k PU.(Page 19) 7 2013/10/15 Change AND gat to Q63 D-MOS.(Page 19) 8 2013/10/15 change pin define and add pwm IC U17.(Page 46) 9 2013/10/15 for GC6 stuff R228R1013R226R1012.am-stuff Q24Q26R227R1011. (Page19) 10 20131015 For GC6 NV DG GC6_FB_EN PD.(Page10) 11 2013/10/15 following up acer define and swap USB3 and USB2 port.(Page9) 12 2013/10/15 swap CAP C8579/C8580 to Vrefo and resistor R5214/R5215 to Line in.(Page30) 13 2013/10/15 U27.30/U27.31 del fan Pwm signal.(Page32) 14 20131015 change LVDSUSB3RJ45FAN\TPD\USB DB CNDC-IN CN\Power Button\Cardreader\KB BLK CN\Power board, footprint.
	1A-2	<ol style="list-style-type: none"> 1 2013/10/16 JDIM5 Swap M_B_DQS2M_B_DQS3 and swap M_B_DQS#2/M_B_DQS#3.(page15) 2 2013/10/16 JDIM6 Chage net name M_B_DQS#(7:0) to M_A_DQS#(7:0).(page14) 3 2013/10/16 Add RTC charge circuit.(page8) 4 2013/10/16 BTL1 Chage +3V_RTC_0 to VCCTC_2.(page8) 5 2013/10/15 change power rail from +3V_RTC_0 to VCCTC_2.(page23)